1		
2	WHAT IS CLAIMED IS	
3		
4	1. A multi-state memory comprising:	
5	a plurality of EEPROM memory cells, each for storing one of a plurality of	
6	multi-states, organized into a plurality of sectors;	
7	one or more tracking cells for each of said multi-states, associated with eac	
8	of said plurality of sectors;	
9	read circuitry for reading raw data associated with the programmed state of	
10	said tracking cells;	
11	converter circuitry for converting said raw data to digital form; and	
12	a memory controller for establishing desired read points for each of a plurality	
13	of physical states, based upon said raw data converted to digital form read from each	
14	said tracking cell.	
15		
16	2. A multi-state memory comprising:	
17	a plurality of EEPROM memory cells, each for storing one of a plurality of	
18	multi-states, organized into a plurality of sectors, each sector comprising an array of	
19	rows and columns;	
<b>2</b> 0	cell operating circuitry comprising:	
21	sense circuitry organized in a column oriented manner;	
22	steering elements organized in a column oriented manner; and	
23	select circuitry organized in a row oriented manner,	
24	wherein one or more selected cells along a row are capable of being	
25	read simultaneously;	
<b>2</b> 6	a reference source;	
27	verification circuitry for selected cells for applying to associated steering	
28	elements of said selected cells conditions corresponding to verification of	
29	corresponding write state and for receiving read data using said reference source for	
30	determining if a selected one of said memory cells has been adequately programmed	

31 32 to the conduction characteristics associated with a desired programmed state; and

write circuitry organized in a column oriented manner,

wherein a selected one or more of said memory cells are capable of being
written simultaneously with associated steering elements set to corresponding write
states, and including termination circuitry for terminating the programming of selected
memory cells along said row being programmed when said verification circuitry
indicates said selected memory cells have been adequately programmed to their
desired states.
2 A mamore on in claim 2 wherein said reference comprises on adjustable

7<sup>°</sup>

3. A memory as in claim 2 wherein said reference comprises an adjustable reference capable of presenting a plurality of reference values, each associated with one of said multi-states.

4. A memory as in claim 3 wherein said reference comprises a stairstep current source.

5. A memory as in claim 2 wherein said reference comprises a plurality of reference values, each associated with one of said multi-states.

6. A memory as in claim 5 wherein each of said reference values comprises a current source.

7. A memory as in claims 3 or 5 wherein said write circuitry operates to write a selected set of cells along a selected row, independently terminating said programming of each of said selected set of cells when said verification circuitry indicates that level of programming has been achieved.

8. A memory as in claim 2 further comprising a memory controller for establishing desired read points for each of a plurality of physical states, based upon said raw data converted to digital form read from each said tracking cell.

309. A memory as in claims 1 or 8 wherein a sector is the smallest erasable31 unit.

1	10. A memory as in claims 1 or 8 wherein said memory controller also	
2	determines a physical to logical state translation of each sector.	
3		
4	11. A memory as in claims 1 or 8 wherein said memory controller also	
5	determines the quality of data read from each cell.	
6		
7	12. A memory as in claims 1 or 8 wherein said tracking cells are read	
8	periodically to establish said read compare points.	
9		
10	13. A multi-state memory as in claim 12 wherein said tracking cells are	
.11	read in the event of a failure in order to establish said read compare points.	
12		
13	14. A memory as in claims 1 or 8 wherein said tracking cells are read as	
14	part of normal read operations in order to reestablish said read compare points.	
15		
16	15. A memory as in claims 1 or 8 wherein said raw data comprises memory	
17	cell current measurements.	
18		
19	16. A memory as in claims 1 or 8 wherein said compare points are	
20	established with an optimum margin established based upon the raw data read from	
21	said tracking cells.	
22		
23	17. A memory as in claims 1 or 8 wherein said memory controller also	
24	establishes poor margin compare points.	
25		
<b>2</b> 6	18. A multi-state memory as in claim 17 wherein said poor margin compare	
27	points are used to provide a measure of the quality of data read from memory cells.	
28		
29	19. A multi-state memory as in claim 18 wherein said memory controller,	
30	in response to determining that read data has poor margin, causes said data to be	
31	rewritten.	
32		

1	20.	A multi-state memory as in claim 19 wherein said rewriting of data is	
2	performed o	n a cell basis if the poor margin read data requires a cell to be moved to	
3	a more programmed state.		
4			
5	21.	A multi-state memory as in claim 19 wherein said rewriting of data is	
6	performed or	n a sector basis if the poor margin read data requires a cell to be moved	
7	to a less programmed state.		
. 8	٠.		
9	22.	A multi-state memory as in claim 21 wherein said reprogramming is	
10	performed by	y erasing the sector, and then reprogramming the sector.	
11	·		
12	23.	A memory as in claim 19 which further comprises a counter for	
13	maintaining	a count of the number of times data is rewritten in response to poor	
14	margin and,	upon reaching a predetermined count, causes selected ones of said	
15	memory cells	s to be mapped out rather than rewritten.	
16			
17	24.	A memory as in claim 23 which comprises one such counter per sector.	
18			
19	25.	A memory as in claims 1 or 8 wherein said memory cells and said	
<b>20</b>	memory cont	roller are contained on a single integrated circuit.	
21		•	
22	26.	A memory as in claims 1 or 8 wherein said memory cells are contained	
23	in one or mor	e integrated circuits, and said memory controller is contained on another	
24	integrated cir	cuit.	
25			
26	27.	A memory cell comprising:	
27		a read/write path;	
28	•	a read only path; and	
29		a floating gate common to said read/write and said read only paths.	
30			
31	28.	A memory cell as in claim 27 wherein both said read/write and said	
32	read only pati	hs are used during reading.	

1	29.	A memory comprising:	
2	a plurality of EEPROM memory cells organized into a plurality of sector		
3	each sector in	ncluding at least one wear detecting cell comprising:	
4		a read/write path;	
5		a read only path; and	
6		a floating gate common to said read/write and said read only paths; and	
7	contro	ol circuitry for detecting the difference in conduction characteristics o	
8	said read/write and read only paths during reading, to measure the amount of wear		
9	said wear det		
10			
11	30.	A memory as in claim 29 which further comprises:	
12	replac	ement sectors for replacing those ones of said sectors having associated	
13	wear detecting	g cells which exhibit excessive wear.	
14			
15	31.	A memory as in claim 29 wherein said control circuitry causes both	
16	said read/write and said read only paths to be operated during each reading of		
17	memory cell.		
18			
<b>9</b> ِ	32.	A memory as in claim 29 wherein said control circuitry causes both	
20	said read/writ	e and said read only paths to be periodically operated.	
21			
22	33.	A memory as in claim 32 wherein both said read/write and said read	
23	only paths are	e operated based on one or more of the following events: data read	
24 ,	failure, data r	ead poor marginality, passage of time, number of read cycles, number	
25	of write cycle	s, and number of erase cycles.	
26			
27	34.	A memory as in claim 32 wherein both said read/write and said read	
28	only paths are	operated based on a random number generator.	
29			
30	35.	A method of operating a memory which comprises a plurality of word	
31	lines, and a p	lurality of EEPROM memory cells, each cell uniquely associated with	

32

one word line and one bit line, each memory cell having a floating gate electrode, a

1	steering electrode, and an erase electrode, said method comprising the steps of:		
2	selecting one or more of said memory cells along a row;		
3	controlling the magnitude of a steering voltage applied to said steering		
4	electrodes of said selected one or more memory cells, on a cell by cell basis;		
5	establishing erase potentials on said selected one or more memory cell		
6	thereby removing charge from said floating gates of said selected one or mo		
<b>7</b> .	memory cells,		
8	wherein the magnitude of electron removal from each floating gate is		
9	established on a cell by cell basis by the magnitude of the steering potential applied		
10	to its associated steering electrode.		
11			
12	36. A method as in claim 35 which further comprises the steps of		
13	iteratively:		
14	pulsing said erase potentials;		
15	determining which cells have been adequately erased; and		
16	again pulsing said erase potentials for those cells which have not been		
17	adequately erased and terminating application of said erase potentials on cells which		
18	have been adequately erased.		
19			
20	37. A method as in claims 35 or 36 wherein said erasure serves to write		
21	data to said selected memory cells.		
22			
<b>2</b> 3	38. A method as in claim 37 wherein said data is represented by less or		
24	equal charge on said floating gates than the amount of charge on said floating gates		
25	prior to said erasure.		
26			
27	39. A method as in claim 38 wherein said data comprises multi-state data.		
28			
29	40. A method as in claim 38 wherein establishing said amount of charge on		
30	said floating gates prior to said erasure is accomplished by hot electron programming		
31	from a source region of said memory cell to said floating gate of said memory cell		

1	41. A method as in claim 35 which further compaises the steps of:
2	dividing said word line of memory cells into a plurality of subsets of memory
3	cells;
4	simultaneously erasing each of said subsets of memory cells; and
5	terminating the erasure of each of said subsets of memory cells on a cell by
6	cell basis when all memory cells in a given subset have been adequately erased,
7	regardless of whether erasure of others of said subsets of memory cells has been
8	completed.
9	·